Abstract-We present a seamless integration of spin-based memory and logic circuits. The building blocks are magnetologic gates based on a hybrid graphene/ferromagnet material system. We use network search engines as a technology demonstration vehicle and simulate a high-speed, small-area, and low-power spin-based circuit.
It consists of 25 000 words of 128 bits. The performance is assessed via circuit simulation.
A Magnetologic gate (MLG) is adopted as a basic building block due to its favorable properties of spin amplification, speed, and scalability [2] . Here, we summarize the MLG operation. Detailed explanations are provided in [2] and [6] . Fig. 1 shows a universal and reconfigurable MLG that consists of five ferromagnetic (FM) electrodes on top of a nonmagnetic layer. FM regions are inherently nonvolatile, preserving the direction of magnetization without power supply. This nonvolatility has been extensively used for robust information storage in magnetic hard drives and magnetic random access memory (MRAM) devices [7] . Here, we show how it can also be used for high-performance magnetologic. The magnetization itself reflects that the FM electrode has an unequal number of electrons with two different spin projections (up and down; minority and majority). The MLG design employs a stack of FM layers where the elongated permalloy layer (Py) is the free magnetic layer into which the information is encoded. The MLG operation relies on the generation of nonequilibrium spin accumulation when spin-polarized electrons tunnel from the free layer into the nonmagnetic layer via the MgO tunneling barrier. The magnitude of the spin accumulation in the nonmagnetic layer strongly depends on the relative orientation of the magnetization directions in the free layers of the MLG [8] , [9] . Of the five FM contacts, the middle contact (M) is used for readout, and the remaining contacts The logic operation is triggered by perturbing the magnetization direction of M. The electrical response is governed by the potential level in the middle contact. In the steady state, the potential level is set by the zero electrical current condition, I M (t) = 0, due to the external capacitor C e . In the case of small external and intrinsic device capacitance, the response is instantaneous and the potential level "follows" the magnetization direction [6] . The transient current response depends on the RC of the system and on the spin-accumulation profile in the nonmagnetic layer, which is modeled here by a graphene sheet. The use of graphene provides a robust room temperature spin-accumulation signal [10] , i.e., several orders of magnitude greater than in currently available silicon devices [11] .
Another novelty in the MLG design of Fig. 1 is the spintransfer torque (STT) magnetization writing [12] , [13] . Each contact employs an all-metallic three-terminal path for the writing current I w [14] . This path allows significant energy savings compared with tunneling-based STT pillar techniques [15] , [16] in which the writing current flows through tunnel barriers. In the writing scheme depicted in Fig. 1 , the magnetic moment of the free layer (Py) of a logic operand contact (A-D) is switched by applying a nanosecond-scale current pulse I w (t) between the two top CoFe layers of the contact. The magnetization directions of all CoFe regions are fixed (hard layers). A write current pulse in the opposite direction switches the magnetic moment of the free layer to the opposite orientation. The favorable power scaling with reducing the contact area in STT schemes [17] is an important benefit of MLGs. The area of an MLG can be of the order of 0.01 μm 2 if each STT contact consumes ∼ 50 × 50 nm 2 [18] . This area can be further reduced if one uses contacts made of highly anisotropic magnetic materials [19] [20] [21] [22] . In a search engine, N ≫ 1 gates share two bit-line currents, which write the search bit (A and D), and 1 gates share a match-line current that triggers the readout (M). These writing (reading) operations are made simultaneously to N ( ) MLGs so that the current direction in each line is controlled by a single switch. The readout operation of an MLG is simulated during a 1-ns in-plane full rotation of the magnetization of the middle contact. The bias setting in this single-gate modeling are: A and D are held at V dd = 1 V, whereas the match line and B and C are grounded (see Fig. 1 ). The output current (I M ) is shown in Fig. 2 . If the search key (encoded in A & D) matches/mismatches the stored bit (encoded in B and C), then the transient response is significantly larger/smaller. We duplicate the encoding of the search and stored bits in two contacts each in order to account for the possibility of 'do not care' bits. The response in Fig. 2 is modeled via a diffusive transport model in the graphene layer, which includes the effects of traversing under the finite width of the metal contacts [23] and of the intrinsic capacitance across the tunneling barrier [6] . Complete details of the transport model are given in the supplementary material of [2] . We have used the experimental results in [10] and [24] and have assumed the following parameters. The contact spin polarization, areal conductance, and areal capacitance are, respectively, 30%, 10 5 Ω −1 cm −2 , and 0.08 F/m 2 . The sheet resistance in the graphene layer is 1 kΩ, the spin-diffusion length is 3 μm, and the diffusion constant is 0.018 m 2 /s (see [6, Fig. 4(a) ]). To demonstrate the potential of MLG-based circuits, we use them as building blocks of a spintronic search engine. The associative search of MLGs enables a highly scalable architecture with low-power consumption. Fig. 3(a) shows a match line circuitry in a spin-based search engine. Each line consists of = 128 MLG gates attached to a single transmission line.
The MLG output port is modeled as a pulse current source and a parasitic resistance and capacitance of the M contact. It also includes a distributed resistance R sub from the M contact to the ground (via the graphene layer and contacts B and C). A coupling capacitor C e is used to isolate the M contact from the CMOS circuitry in dc, and its value is selected as a tradeoff between signal attenuation and the chip area required to implement it on-chip. When the output is short-circuit to ground through C e , this model reproduces the MLG transient response [compare Figs. 2 and 3(b) ].
The output current pulses of all cells are summed on the transmission line. This approach is different from the direct logic wire-OR structure in CMOS search engines, in that each MLG behaves similar to a current source instead of a switch, and exhibits a large impedance to the transmission line in either match or mismatch cases. The high impedance also helps to reduce the crosstalk between the MLGs. The summed current pulses on the transmission line generate a voltage signal at the end of the transmission line (V t in Fig. 3 ). This voltage signal goes to an n-stage comparator (n = 4 in this design example) in which the other input is V ref . This reference voltage simulates the worst case scenario in which 127 out of 128 bits are matched and the current signal of one bit is halfway between a match and a mismatch. At the output of the comparator, a latch converts the signal to a full-swing digital signal, indicating a match or mismatch. The comparator is optimized for a small offset voltage and a large common-mode rejection ratio, which reduce the comparison error. This low-noise analog sensing circuit exhibits good sensitivity and fine resolution with power consumption comparable with a conventional sense amplifier in SRAMs. The prototype circuit is simulated using a highspeed circuit simulator (Advanced Design System). The CMOS transistors are based on 45-nm predictive technology model [25] , and the power supply voltage is V dd = 1 V. Fig. 3(c) shows the match/mismatch output of the final digital latch.
The simulated 128-bit match-line sensing circuit operates at 500 MHz and detects an MLG output current difference down to 9 nA. The four-stage comparator and the latch use 0.26 mW. For a 3.2-Mbit search engine (25 000 words of 128 bits), the total power consumption of these CMOS circuitry is 6.5 W. The power dissipation of each MLG is mostly due to the dc current that flow between the A and B contacts as well as the C and D contacts. In our simulated 200-KΩ contacts and V dd = 1 V applied bias, this corresponds to 5 μW per MLG (16 W for 3.2-Mbit search engine). Together with the (much smaller) power consumption of all latches in the sensing circuits and the STT-writing operations, the total power consumption of the MLG-based search engine is about 23 W. However, improved tunneling barriers in the MLG will keep the MLG current output at the same magnitude but will use less power. For example, the entire circuit power consumption drops to 9 W if smaller MLG contacts with a resistance of R = 2 MΩ and spin polarization of 90% can be fabricated. In this case, the performance of the improved MLG (size and power) is considerably enhanced compared with optimized 32-nm CMOS counterpart designs [26] .
In conclusion, we presented a search engine circuit whose building blocks are MLG devices. This circuit is scalable, and it offers high-speed operation at low-power dissipation. It is envisioned that graphene can achieve enhanced performance at room temperature. The application of spin-based devices [2] , [5] in nonvolatile logic circuits will represent a disruptive advance in the design and implementation of critical building blocks in high-performance computing and communication systems. Fundamentally, it will enable a paradigm change from the von Neumann architecture to one in which memory and processing are seamlessly integrated together.
